

CRAY

RESEARCH, INC.

CRAY-1

CAL

REFERENCE

CARD

SQ-0003J Copyright® 1976, 1977, 1978, 1979, 1980, 1981, 1983 by CRAY RESEARCH, INC.

CAL CONTROL STATEMENT

CAL,CPU=type,I=idn,L=ldn,B=bdn,E=edn,ABORT,DEBUG,options,

LIST=name,S=sdn,SYM=sym,T=bst,X=xdn.

| | | |
|-------|-------------------------|-------------------------------------------------------------------------------------------------------------------|
| CPU | Omitted CPU=type | Machine currently executing CAL Specify CRAY-1 or CRAY-XMP |
| I | Omitted I=idn | Source on \$IN Source on idn |
| L | Omitted L=0 L=ldn | List output on \$OUT No list output List output on ldn |
| B | Omitted B=0 B=bdn | Binary on \$BLD No binary Binary on bdn |
| E | Omitted E E=edn | No error listing Error list on \$OUT Error list on edn unless edn=ldn, then ldn |
| ABORT | Omitted ABORT | Do not abort Abort on fatal error during assembly |
| DEBUG | Omitted DEBUG | Write binary record on fatal error and set fatal error flag Write binary record with fatal error flag clear |

options: See *options* under CAL control statement in CAL Reference Manual (*options* overrides the LIST pseudo.)

| | | |
|------|------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| LIST | Omitted | LIST pseudos with a null (empty) location field processed |
| | LIST LIST=name | All LIST pseudos processed LIST pseudo instructions with a location field matching name processed |
| S | Omitted S=0 S=sdn | \$SYSTXT No system text System text on sdn |
| SYM | Omitted SYM SYM=sym | No symbol table Symbol table on dataset holding binary load data Symbol table on sym |
| T | Omitted T=0 T T=bst | No binary system text written No binary system text written Binary dataset written to \$BST Binary system text written to bst |
| X | Omitted X=0 X X=xdn | No global cross-reference records written No global cross-reference records written Global cross-reference records written to \$XRF Global cross-reference records written to xdn |

INSTRUCTIONS

| <u>CRAY-1</u> | <u>CAL</u> | <u>UNIT</u> | <u>DESCRIPTION</u> |
|----------------------------|-------------------------|-------------|-------------------------------------------------------------------------------------------|
| 000xxx | ERR | - | Error exit |
| <i>t</i> 000ijk | ERR <i>exp</i> | - | Error exit |
| <i>tt</i> 0010jk | CA, <i>Aj</i> <i>Ak</i> | - | Set the channel (<i>Aj</i>) current address to (<i>Ak</i>) and begin the I/O sequence |
| <i>tt</i> 0011jk | CL, <i>Aj</i> <i>Ak</i> | - | Set the channel (<i>Aj</i>) limit address to (<i>Ak</i>) |
| <i>tt</i> 0012jx | CI, <i>Aj</i> | - | Clear channel (<i>Aj</i>) interrupt flag |
| <i>tt</i> 0013jx | XA <i>Aj</i> | - | Enter XA register with (<i>Aj</i>) |
| <i>tt</i> 0014j0 | RT <i>Sj</i> | - | Enter RTC register with (<i>Sj</i>) |
| <i>tt</i> 50014j4 | PCI <i>Sj</i> | - | Enter II register with (<i>Sj</i>) |
| <i>tt</i> 50014x5 | CCI | - | Clear PCI request |
| <i>tt</i> 50014x6 | ECI | - | Enable PCI request |
| <i>tt</i> 50014x7 | DCI | - | Disable PCI request |
| 0020zk | VL <i>Ak</i> | - | Transmit (<i>Ak</i>) to VL register |
| <i>t</i> 0020z0 | VL 1 | - | Transmit 1 to VL register |
| 0021xx | EFI | - | Enable interrupt on floating-point error |
| 0022xx | DFI | - | Disable interrupt on floating-point error |
| 003xjx | VM <i>Sj</i> | - | Transmit (<i>Sj</i>) to VM register |
| <i>t</i> 003x0x | VM 0 | - | Clear VM register |
| 004xxx | EX | - | Normal exit |
| <i>t</i> 004ijk | EX <i>exp</i> | - | Normal exit |
| 005xjk | J <i>Bjk</i> | - | Jump to (<i>Bjk</i>) |
| 006ijkm | J <i>exp</i> | - | Jump to <i>exp</i> |
| 007ijkm | R <i>exp</i> | - | Return jump to <i>exp</i> ; set B00 to P. |
| 010ijkm | JAZ <i>exp</i> | - | Branch to <i>exp</i> if (<i>A0</i>)=0 |
| 011ijkm | JAN <i>exp</i> | - | Branch to <i>exp</i> if (<i>A0</i>) \neq 0 |
| 012ijkm | JAP <i>exp</i> | - | Branch to <i>exp</i> if (<i>A0</i>) >0 |
| 013ijkm | JAM <i>exp</i> | - | Branch to <i>exp</i> if (<i>A0</i>) <0 |
| 014ijkm | JSZ <i>exp</i> | - | Branch to <i>exp</i> if (<i>S0</i>)=0 |
| 015ijkm | JSN <i>exp</i> | - | Branch to <i>exp</i> if (<i>S0</i>) \neq 0 |
| 016ijkm | JSP <i>exp</i> | - | Branch to <i>exp</i> if (<i>S0</i>) >0 |
| 017ijkm | JSM <i>exp</i> | - | Branch to <i>exp</i> if (<i>S0</i>) <0 |
| <i>ttt</i> 020ijkm | Ai <i>exp</i> | - | Transmit <i>exp</i> = <i>jk</i> to Ai |
| <i>ttt</i> 021ijkm | Ai <i>exp</i> | - | Transmit <i>exp</i> =ones complement of <i>jk</i> to Ai |
| <i>ttt</i> 022ijk | Ai <i>exp</i> | - | Transmit <i>exp</i> = <i>jk</i> to Ai |
| 023ijx | Ai <i>Sj</i> | - | Transmit (<i>Sj</i>) to Ai |
| 024ijk | Ai <i>Bjk</i> | - | Transmit (<i>Bjk</i>) to Ai |
| 025ijk | Bjk Ai | - | Transmit (Ai) to Bjk |
| 026ij0 | Ai PSj | Pop/LZ | Population count of (<i>Sj</i>) to Ai |
| ss026ij1 | Ai QSj | Pop/LZ | Population count parity of (<i>Sj</i>) to Ai |
| 027ijx | Ai ZSj | Pop/LZ | Leading zero count of (<i>Sj</i>) to Ai |
| 030ijk | Ai Aj+Ak | A Int Add | Integer sum of (<i>Aj</i>) and (<i>Ak</i>) to Ai |
| <i>t</i> 030i0k | Ai Ak | A Int Add | Transmit (<i>Ak</i>) to Ai |
| <i>t</i> 030ij0 | Ai Aj+1 | A Int Add | Integer sum of (<i>Aj</i>) and 1 to Ai |
| 031ijk | Ai Aj-Ak | A Int Add | Integer difference of (<i>Aj</i>) less (<i>Ak</i>) to Ai |
| <i>t</i> <i>ttt</i> 031i00 | Ai -1 | A Int Add | Transmit -1 to Ai |
| <i>t</i> 031i0k | Ai -Ak | A Int Add | Transmit the negative of (<i>Ak</i>) to Ai |
| <i>t</i> 031ij0 | Ai Aj-1 | A Int Add | Integer difference of (<i>Aj</i>) less 1 to Ai |
| 032ijk | Ai Aj*Ak | A Int Mult | Integer product of (<i>Aj</i>) and (<i>Ak</i>) to Ai |
| 033i0x | Ai CI | - | Channel number to Ai (<i>j</i> =0) |
| 033ij0 | Ai CA, <i>Aj</i> | - | Address of channel (<i>Aj</i>) to Ai (<i>j</i> \neq 0; <i>k</i> =0) |
| 033ij1 | Ai CE, <i>Aj</i> | - | Error flag of channel (<i>Aj</i>) to Ai (<i>j</i> \neq 0; <i>k</i> =1) |
| 034ijk | Bjk, Ai , A0 | Memory | Read (Ai) words to B register jk from (A0) |
| <i>t</i> 034ijk | Bjk, Ai 0, A0 | Memory | Read (Ai) words to B register jk from (A0) |
| 035ijk | , A0 Bjk, Ai | Memory | Store (Ai) words at B register jk to (A0) |
| <i>t</i> 035ijk | 0, A0 Bjk, Ai | Memory | Store (Ai) words at B register jk to (A0) |
| 036ijk | Tjk, Ai , A0 | Memory | Read (Ai) words to T register jk from (A0) |
| <i>t</i> 036ijk | Tjk, Ai 0, A0 | Memory | Read (Ai) words to T register jk from (A0) |
| 037ijk | , A0 Tjk, Ai | Memory | Store (Ai) words at T register jk to (A0) |
| <i>t</i> 037ijk | 0, A0 Tjk, Ai | Memory | Store (Ai) words at T register jk to (A0) |

| <u>CRAY-1</u> | <u>CAL</u> | <u>UNIT</u> | <u>DESCRIPTION</u> |
|---------------|----------------------|-------------|--------------------------------------------------------------------------------------------------------|
| 040 ijk | Si exp | - | Transmit jk to Si |
| 041 ijk | Si exp | - | Transmit exp =ones complement of jk to Si |
| 042 ijk | Si $<exp$ | S Logical | Form ones mask exp bits in Si from the right; jk field gets 64- exp . |
| $t042ijk$ | Si $\#>exp$ | S Logical | Form zeros mask exp bits in Si from the left; jk field gets exp . |
| $t042i77$ | Si 1 | S Logical | Enter 1 into Si |
| $t042i00$ | Si -1 | S Logical | Enter -1 into Si |
| 043 ijk | Si $>exp$ | S Logical | Form ones mask exp bits in Si from the left; jk field gets exp . |
| $t043ijk$ | Si $\#\leq exp$ | S Logical | Form zeros mask exp bits in Si from the right; jk field gets 64- exp . |
| $t043i00$ | Si 0 | S Logical | Clear Si |
| 044 ijk | Si $Sj\&Sk$ | S Logical | Logical product of (Sj) and (Sk) to Si |
| $t044ij0$ | Si $Sj\&SB$ | S Logical | Sign bit of (Sj) to Si |
| $t044ij0$ | Si $SB\&Sj$ | S Logical | Sign bit of (Sj) to Si ($j\neq 0$) |
| 045 ijk | Si $\#Sk\&Sj$ | S Logical | Logical product of (Sj) and ones complement of (Sk) to Si |
| $t045ij0$ | Si $\#SB\&Sj$ | S Logical | (Sj) with sign bit cleared to Si |
| 046 ijk | Si $Sj\Delta Sk$ | S Logical | Logical difference of (Sj) and (Sk) to Si |
| $t046ij0$ | Si $Sj\Delta SB$ | S Logical | Toggle sign bit of Sj , then enter into Si |
| $t046ij0$ | Si $SB\Delta Sj$ | S Logical | Toggle sign bit of Sj , then enter into Si ($j\neq 0$) |
| 047 ijk | Si $\#Sj\Delta Sk$ | S Logical | Logical equivalence of (Sk) and (Sj) to Si |
| $t047i0k$ | Si $\#Sk$ | S Logical | Transmit ones complement of (Sk) to Si |
| $t047ij0$ | Si $\#Sj\Delta SB$ | S Logical | Logical equivalence of (Sj) and sign bit to Si |
| $t047ij0$ | Si $\#SB\Delta Sj$ | S Logical | Logical equivalence of (Sj) and sign bit to Si ($j\neq 0$) |
| $t047i00$ | Si $\#SB$ | S Logical | Enter ones complement of sign bit into Si |
| 050 ijk | Si $Sj\Delta Si\&Sk$ | S Logical | Logical product of (Si) and (Sk) complement ORed with logical product of (Sj) and (Sk) to Si |
| $t050ij0$ | Si $Sj\Delta Si\&SB$ | S Logical | Scalar merge of (Si) and sign bit of (Sj) to Si |
| 051 ijk | Si $Sj\Delta Sk$ | S Logical | Logical sum of (Sj) and (Sk) to Si |
| $t051i0k$ | Si Sk | S Logical | Transmit (Sk) to Si |
| $t051ij0$ | Si $Sj\Delta SB$ | S Logical | Logical sum of (Sj) and sign bit to Si |
| $t051ij0$ | Si $SB\Delta Sj$ | S Logical | Logical sum of (Sj) and sign bit to Si ($j\neq 0$) |
| $t051i00$ | Si SB | S Logical | Enter sign bit into Si |
| 052 ijk | S0 $Si\Delta exp$ | S Shift | Shift (Si) left $exp=jk$ places to S0 |
| 053 ijk | S0 $Si\Delta exp$ | S Shift | Shift (Si) right $exp=64-jk$ places to S0 |
| 054 ijk | Si $Si\Delta exp$ | S Shift | Shift (Si) left $exp=jk$ places |
| 055 ijk | Si $Si\Delta exp$ | S Shift | Shift (Si) right $exp=64-jk$ places |
| 056 ijk | Si $Si, Sj\Delta Ak$ | S Shift | Shift (Si) and (Sj) left (Ak) places to Si |
| $t056ij0$ | Si $Si, Sj\Delta 1$ | S Shift | Shift (Si) and (Sj) left one place to Si |
| $t056i0k$ | Si $Si\Delta Ak$ | S Shift | Shift (Si) left (Ak) places to Si |
| 057 ijk | Si $Sj, Si\Delta Ak$ | S Shift | Shift (Sj) and (Si) right (Ak) places to Si |
| $t057ij0$ | Si $Sj, Si\Delta 1$ | S Shift | Shift (Sj) and (Si) right one place to Si |
| $t057i0k$ | Si $Si\Delta Ak$ | S Shift | Shift (Si) right (Ak) places to Si |
| 060 ijk | Si $Sj+Sk$ | S Int Add | Integer sum of (Sj) and (Sk) to Si |
| 061 ijk | Si $Sj-Sk$ | S Int Add | Integer difference of (Sj) and (Sk) to Si |
| $t061i0k$ | Si $-Sk$ | S Int Add | Transmit negative of (Sk) to Si |
| 062 ijk | Si $Sj+FSk$ | Fp Add | Floating-point sum of (Sj) and (Sk) to Si |
| $t062i0k$ | Si $+FSk$ | Fp Add | Normalize (Sk) to Si |
| 063 ijk | Si $Sj-FSk$ | Fp Add | Floating-point difference of (Sj) and (Sk) to Si |
| $t063i0k$ | Si $-FSk$ | Fp Add | Transmit normalized negative of (Sk) to Si |
| 064 ijk | Si $Sj*FSk$ | Fp Mult | Floating-point product of (Sj) and (Sk) to Si |
| 065 ijk | Si $Sj*HSk$ | Fp Mult | Half-precision rounded floating-point product of (Sj) and (Sk) to Si |
| 066 ijk | Si $Sj*RSk$ | Fp Mult | Full-precision rounded floating-point product of (Sj) and (Sk) to Si |
| 067 ijk | Si $Sj*ISk$ | Fp Mult | 2-floating-point product of (Sj) and (Sk) to Si |
| 070 ijx | Si $/HSj$ | Fp Rcpl | Floating-point reciprocal approximation of (Sj) to Si |
| 071i0k | Si Ak | - | Transmit (Ak) to Si with no sign extension |

| <u>CRAY-1</u> | <u>CAL</u> | <u>UNIT</u> | <u>DESCRIPTION</u> |
|---------------|-------------|-------------|-----------------------------------------------------------|
| 071i1k | Si +Ak | - | Transmit (Ak) to Si with sign extension |
| 071i2k | Si +FAk | - | Transmit (Ak) to Si as unnormalized floating-point number |
| 071i3x | Si 0.6 | - | Transmit constant 0.75*2**48 to Si |
| 071i4x | Si 0.4 | - | Transmit constant 0.5 to Si |
| 071i5x | Si 1. | - | Transmit constant 1.0 to Si |
| 071i6x | Si 2. | - | Transmit constant 2.0 to Si |
| 071i7x | Si 4. | - | Transmit constant 4.0 to Si |
| 072i2x | Si RT | - | Transmit (RTC) to Si |
| 073i2x | Si VM | - | Transmit (VM) to Si |
| 074ijk | Si Tjk | - | Transmit (Tjk) to Si |
| 075ijk | Tjk Si | - | Transmit (Si) to Tjk |
| 076ijk | Si Vj,Ak | - | Transmit (Vj, element (Ak)) to Si |
| 077ijk | Vi,Ak Sj | - | Transmit (Sj) to Vi element (Ak) |
| t077i0k | Vi,Ak 0 | - | Clear Vi element (Ak) |
| 10hijkm | Ai exp,Ah | Memory | Read from ((Ah)+exp) to Ai (A0=0) |
| t100ijkm | Ai exp,0 | Memory | Read from (exp) to Ai |
| t100ijkm | Ai exp, | Memory | Read from (exp) to Ai |
| t10hi000 | Ai ,Ah | Memory | Read from (Ah) to Ai |
| 11hijkm | exp,Ah Ai | Memory | Store (Ai) to (Ah)+exp (A0=0) |
| t110ijkm | exp,0 Ai | Memory | Store (Ai) to exp |
| t110ijkm | exp, Ai | Memory | Store (Ai) to exp |
| t11hi000 | ,Ah Ai | Memory | Store (Ai) to (Ah) |
| 12hijkm | Si exp,Ah | Memory | Read from ((Ah)+exp) to Si (A0=0) |
| t120ijkm | Si exp,0 | Memory | Read from (exp) to Si |
| t120ijkm | Si exp, | Memory | Read from (exp) to Si |
| t12hi000 | Si ,Ah | Memory | Read from (Ah) to Si |
| 13hijkm | exp,Ah Si | Memory | Store (Si) to (Ah)+exp (A0=0) |
| t130ijkm | exp,0 Si | Memory | Store (Si) to exp |
| t130ijkm | exp, Si | Memory | Store (Si) to exp |
| t13hi000 | ,Ah Si | Memory | Store (Si) to (Ah) |
| 140ijk | Vi Sj&Vk | V Logical | Logical products of (Sj) and (Vk) to Vi |
| 141ijk | Vi Vj&Vk | V Logical | Logical products of (Vj) and (Vk) to Vi |
| 142ijk | Vi Sj!Vk | V Logical | Logical sums of (Sj) and (Vk) to Vi |
| t142i0k | Vi Vk | V Logical | Transmit (Vk) to Vi |
| 143ijk | Vi Vj!Vk | V Logical | Logical sums of (Vj) and (Vk) to Vi |
| 144ijk | Vi Sj\Vk | V Logical | Logical differences of (Sj) and (Vk) to Vi |
| 145ijk | Vi Vj\Vk | V Logical | Logical differences of (Vj) and (Vk) to Vi |
| t145iii | Vi 0 | V Logical | Clear Vi |
| 146ijk | Vi Sj!Vk&VM | V Logical | Transmit (Sj) if VM bit=1; (Vk) if VM bit=0 to Vi. |
| t146i0k | Vi #VM&Vk | V Logical | Vector merge of (Vk) and 0 to Vi |
| 147ijk | Vi Vj!Vk&VM | V Logical | Transmit (Vj) if VM bit=1; (Vk) if VM bit=0 to Vi. |
| 150ijk | Vi Vj<Ak | V Shift | Shift (Vj) left (Ak) places to Vi |
| t150ijo | Vi Vj<1 | V Shift | Shift (Vj) left one place to Vi |
| 151ijk | Vi Vj>Ak | V Shift | Shift (Vj) right (Ak) places to Vi |
| t151ijo | Vi Vj>1 | V Shift | Shift (Vj) right one place to Vi |
| 152ijk | Vi Vj,Vj<Ak | V Shift | Double shift (Vj) left (Ak) places to Vi |
| t152ijo | Vi Vj,Vj<1 | V Shift | Double shift (Vj) left one place to Vi |
| 153ijk | Vi Vj,Vj>Ak | V Shift | Double shift (Vj) right (Ak) places to Vi |
| t153ijo | Vi Vj,Vj>1 | V Shift | Double shift (Vj) right one place to Vi |
| 154ijk | Vi Sj+Vk | V Int Add | Integer sums of (Sj) and (Vk) to Vi |
| 155ijk | Vi Vj+Vk | V Int Add | Integer sums of (Vj) and (Vk) to Vi |
| 156ijk | Vi Sj-Vk | V Int Add | Integer differences of (Sj) and (Vk) to Vi |
| t156i0k | Vi -Vk | V Int Add | Transmit negative of (Vk) to Vi |
| 157ijk | Vi Vj-Vk | V Int Add | Integer differences of (Vj) and (Vk) to Vi |
| 160ijk | Vi Sj*FVk | Fp Mult | Floating-point products of (Sj) and (Vk) to Vi |

| <u>CRAY-1</u> | <u>CAL</u> | <u>UNIT</u> | <u>DESCRIPTION</u> |
|---------------|------------------------|-------------|-------------------------------------------------------------------------------|
| 161 i,j,k | $vi \quad v_j * Fv_k$ | Fp Mult | Floating-point products of (V_j) and (V_k) to vi |
| 162 i,j,k | $vi \quad S_j * Hv_k$ | Fp Mult | Half-precision rounded floating-point products of (S_j) and (V_k) to vi |
| 163 i,j,k | $vi \quad v_j * Hv_k$ | Fp Mult | Half-precision rounded floating-point products of (V_j) and (V_k) to vi |
| 164 i,j,k | $vi \quad S_j * Rv_k$ | Fp Mult | Rounded floating-point products of (S_j) and (V_k) to vi |
| 165 i,j,k | $vi \quad v_j * Rv_k$ | Fp Mult | Rounded floating-point products of (V_j) and (V_k) to vi |
| 166 i,j,k | $vi \quad S_j * Iv_k$ | Fp Mult | 2-floating-point products of (S_j) and (V_k) to vi |
| 167 i,j,k | $vi \quad v_j * Iv_k$ | Fp Mult | 2-floating-point products of (V_j) and (V_k) to vi |
| 170 i,j,k | $vi \quad S_j + Fv_k$ | Fp Add | Floating-point sums of (S_j) and (V_k) to vi |
| *170 $i,0,k$ | $vi \quad +Fv_k$ | Fp Add | Normalize (V_k) to vi |
| 171 i,j,k | $vi \quad v_j + Fv_k$ | Fp Add | Floating-point sums of (V_j) and (V_k) to vi |
| 172 i,j,k | $vi \quad S_j - Fv_k$ | Fp Add | Floating-point differences of (S_j) and (V_k) to vi |
| *172 $i,0,k$ | $vi \quad -Fv_k$ | Fp Add | Transmit normalized negatives of (V_k) to vi |
| 173 i,j,k | $vi \quad v_j - Fv_k$ | Fp Add | Floating-point differences of (V_j) and (V_k) to vi |
| 174 $i,j,0$ | $vi \quad /Hv_j$ | Fp Rcp1 | Floating-point reciprocal approximations of (V_j) to vi |
| SS174 $i,j,1$ | $vi \quad Pv_j$ | V Pop | Population counts of (V_j) to vi |
| SS174 $i,j,2$ | $vi \quad Qv_j$ | V Pop | Population count parities of (V_j) to vi |
| 175 $x,j,0$ | $VM \quad v_j, z$ | V Logical | $VM=1$ where $(V_j)=0$ |
| 175 $x,j,1$ | $VM \quad v_j, N$ | V Logical | $VM=1$ where $(V_j) \neq 0$ |
| 175 $x,j,2$ | $VM \quad v_j, P$ | V Logical | $VM=1$ where (V_j) positive |
| 175 $x,j,3$ | $VM \quad v_j, M$ | V Logical | $VM=1$ where (V_j) negative |
| 176 i,z,k | $vi \quad , A_0, A_k$ | Memory | Read (VL) words to vi from (A_0) incremented by (A_k) |
| *176 $i,z,0$ | $vi \quad , A_0, 1$ | Memory | Read (VL) words to vi from (A_0) incremented by 1 |
| 177 x,j,k | $, A_0, A_k \quad v_j$ | Memory | Store (VL) words from v_j to (A_0) incremented by (A_k) |
| *177 $x,j,0$ | $, A_0, 1 \quad v_j$ | Memory | Store (VL) words from v_j to (A_0) incremented by 1 |

* Special syntax form

†† Privileged to monitor mode

††† Generated depending on value of *exp*

\$ Programmable clock (optional on CRAY-1 Models A and B)

SS Vector Population Count (optional on CRAY-1 Models A and B)

x Field not used by hardware; assembler generates zero in this position.

| REGISTER | VALUE |
|------------------|----------|
| $A_h, \quad h=0$ | 0 |
| $A_i, \quad i=0$ | (A_0) |
| $A_j, \quad j=0$ | 0 |
| $A_k, \quad k=0$ | 1 |
| $S_i, \quad i=0$ | (S_0) |
| $S_j, \quad j=0$ | 0 |
| $S_k, \quad k=0$ | 2^{63} |

| LOGICAL OPERATORS | |
|-------------------|-------------|
| & | 0101 |
| AND | <u>1100</u> |
| | 0100 |
| ! | 0101 |
| OR | <u>1100</u> |
| | 1101 |
| \ | 0101 |
| XOR | <u>1100</u> |
| | 1001 |

CHARACTER SET

| CHAR | ASCII | ASCII CARD CODE | CHAR | ASCII | ASCII CARD CODE |
|-------|-------|--------------------|------|-------|--------------------|
| NUL | 000 | 12-0-9-8-1 | Ø | 100 | 8-4 |
| SOH | 001 | 12-9-1 | A | 101 | 12-1 |
| STX | 002 | 12-9-2 | B | 102 | 12-2 |
| ETX | 003 | 12-9-3 | C | 103 | 12-3 |
| EOT | 004 | 9-7 | D | 104 | 12-4 |
| ENQ | 005 | 0-9-8-5 | E | 105 | 12-5 |
| ACK | 006 | 0-9-8-6 | F | 106 | 12-6 |
| BEL | 007 | 0-9-8-7 | G | 107 | 12-7 |
| BS | 010 | 11-9-6 | H | 110 | 12-8 |
| HT | 011 | 12-9-5 | I | 111 | 12-9 |
| LF | 012 | 0-9-5 | J | 112 | 11-1 |
| VT | 013 | 12-9-8-3 | K | 113 | 11-2 |
| FF | 014 | 12-9-8-4 | L | 114 | 11-3 |
| CR | 015 | 12-9-8-5 | M | 115 | 11-4 |
| SO | 016 | 12-9-8-6 | N | 116 | 11-5 |
| SI | 017 | 12-9-8-7 | O | 117 | 11-6 |
| DLE | 020 | 12-11-9-8-1 | P | 120 | 11-7 |
| DC1 | 021 | 11-9-1 | Q | 121 | 11-8 |
| DC2 | 022 | 11-9-2 | R | 122 | 11-9 |
| DC3 | 023 | 11-9-3 | S | 123 | 0-2 |
| DC4 | 024 | 9-8-4 | T | 124 | 0-3 |
| NAK | 025 | 9-8-5 | U | 125 | 0-4 |
| SYN | 026 | 9-2 | V | 126 | 0-5 |
| ETB | 027 | 0-9-6 | W | 127 | 0-6 |
| CAN | 030 | 11-9-8 | X | 130 | 0-7 |
| EM | 031 | 11-9-8-1 | Y | 131 | 0-8 |
| SUB | 032 | 9-8-7 | Z | 132 | 0-9 |
| ESC | 033 | 0-9-7 | [| 133 | 12-8-2 |
| FS | 034 | 11-9-8-4 | \ | 134 | 0-8-2 |
| GS | 035 | 11-9-8-5 |] | 135 | 11-8-2 |
| RS | 036 | 11-9-8-6 | ^ | 136 | 11-8-7 |
| US | 037 | 11-9-8-7 | - | 137 | 0-8-5 |
| Space | 040 | None | ~ | 140 | 8-1 |
| ! | 041 | 12-8-7 | a | 141 | 12-0-1 |
| " | 042 | 8-7 | b | 142 | 12-0-2 |
| # | 043 | 8-3 | c | 143 | 12-0-3 |
| \$ | 044 | 11-8-3 | d | 144 | 12-0-4 |
| % | 045 | 0-8-4 | e | 145 | 12-0-5 |
| & | 046 | 12 | f | 146 | 12-0-6 |
| , | 047 | 8-5 | g | 147 | 12-0-7 |
| (| 050 | 12-8-5 | h | 150 | 12-0-8 |
|) | 051 | 11-8-5 | i | 151 | 12-0-9 |
| * | 052 | 11-8-4 | j | 152 | 12-11-1 |
| + | 053 | 12-8-6 | k | 153 | 12-11-2 |
| , | 054 | 0-8-3 | l | 154 | 12-11-3 |
| - | 055 | 11 | m | 155 | 12-11-4 |
| . | 056 | 12-8-3 | n | 156 | 12-11-5 |
| / | 057 | 0-1 | o | 157 | 12-11-6 |
| 0 | 060 | 0 | p | 160 | 12-11-7 |
| 1 | 061 | 1 | q | 161 | 12-11-8 |
| 2 | 062 | 2 | r | 162 | 12-11-9 |
| 3 | 063 | 3 | s | 163 | 11-0-2 |
| 4 | 064 | 4 | t | 164 | 11-0-3 |
| 5 | 065 | 5 | u | 165 | 11-0-4 |
| 6 | 066 | 6 | v | 166 | 11-0-5 |
| 7 | 067 | 7 | w | 167 | 11-0-6 |
| 8 | 070 | 8 | x | 170 | 11-0-7 |
| 9 | 071 | 9 | y | 171 | 11-0-8 |
| : | 072 | 8-2 | z | 172 | 11-0-9 |
| : | 073 | 11-8-6 | { | 173 | 12-0 |
| < | 074 | 12-8-4 | ! | 174 | 12-11 |
| = | 075 | 8-6 |] | 175 | 11-0 |
| > | 076 | 0-8-6 | ~ | 176 | 11-0-1 |
| ? | 077 | 0-8-7 | DEL | 177 | 12-9-7 |

PSEUDO INSTRUCTIONS

| PROGRAM CONTROL | | MICROS | DATA DEFINITION | |
|----------------------|-------------------------|----------------------------------------------------------|-----------------|------------------------------------------|
| IDENT | name | name MICRO 'string', $exp_1, exp_2, \dots, exp_n$ | symbol CON | $exp_1, exp_2, \dots, exp_n$ |
| END | | name MICRO 'string', exp_1 | symbol BSSZ | exp |
| ABS | | name MICRO 'string' | symbol DATA | $data_1, data_2, \dots, data_n$ |
| COMMENT | 'string' | name OCTMIC $exp, count$ | symbol VWD | $n_1/exp_1, n_2/exp_2, \dots, n_m/exp_m$ |
| | | name DECMIC $exp, count$ | REP | ct, swa, inc, dec |
| LISTING CONTROL | | ERROR CONTROL | | |
| name | LIST | op_1, op_2, \dots, op_n | code ERROR | |
| | LIST | * | code ERRIF | exp_1, op, exp_2 |
| SPACE | count | XRF NXR | op: | LT, LE, GT, GE, EQ, or NE |
| EJECT | | XNS NXNS | code: | See Fatal or Warning Errors |
| TITLE | 'string' | DUP NDUP | | |
| SUBTITLE | 'string' | MAC NMAC | | |
| name | TEXT | 'string' | | |
| | ENDTEXT | MIF NMIF | | |
| | | MIC NMIC | | |
| | | LIS NLIS | | |
| | | WEM NWEM | | |
| | | TXT NTXT | | |
| | | WRP NWRP | | |
| | | WMR NNMR | | |
| CODE DUPLICATION | | LOADER LINKAGE | | |
| dupname | DUP | times | ENTRY | $symbol_1, symbol_2, \dots, symbol_n$ |
| | DUP | times, count | EXT | $symbol_1, symbol_2, \dots, symbol_n$ |
| dupname | ECHO | $s_1=(list_1), s_2=(list_2), \dots, s_n=(list_n)$ | MODULE | modtype |
| dupname | ENDDUP | | START | symbol |
| dupname | STOPDUP | | | |
| CONDITIONAL ASSEMBLY | | SYMBOL DEFINITION | | |
| ifname | IFA | attribute, exp | symbol = | $exp, attribute$ |
| ifname | IFA | attribute, $exp, count$ | symbol SET | $exp, attribute$ |
| ifname | IFE | exp_1, op, exp_2 | symbol MICSIZE | name |
| ifname | IFE | $exp_1, op, exp_2, count$ | | |
| ifname | IFC | 'string ₁ ', $op, 'string_2'$ | | |
| ifname | IFC | 'string ₁ ', $op, 'string_2'$, count | | |
| ifname | SKIP | count | | |
| ifname | ENDIF | | | |
| ifname | ELSE | | | |
| MACRO DEFINITION | | BLOCK CONTROL | | |
| lfp | MACRO | $p_1, p_2, \dots, p_n, s_1=d_1, s_2=d_2, \dots, s_m=d_m$ | symbol | BLOCK name |
| | name | sym_1, \dots, sym_n | | COMMON name |
| LOCAL | | | | ORG exp |
| | | | | BSS exp |
| | | | | LOC exp |
| | | | | BITW exp |
| | | | | BITP exp |
| | | | | symbol ALIGN |
| | | MODE CONTROL | | |
| | | | BASE | O, D, M, or * |
| | | | QUAL | qualification |
| | | | QUAL | * |
| | | | QUAL | |
| | | OPDEF DEFINITION | | |
| lfp | OPDEF | $synres$ | name | OPDEF |
| | | $synop$ | lfp | |
| LOCAL | | sym_1, \dots, sym_n | LOCAL | |
| | | | | |
| | | | | (body of definition) |
| name | ENDM | | name | ENDM |
| name ₁ | OPSYN name ₂ | | | |

FUNCTIONAL UNITS


| Functional Unit | Unit Time (Clock Periods) | Instructions |
|--------------------------------|----------------------------------|-----------------------------------------------------------|
| Address integer add | 2 | 030, 031 |
| Address integer multiply | 6 | 032 |
| Scalar integer add | 3 | 060, 061 |
| Scalar logical | 1 | 042-051 |
| Scalar shift | 2 | 052-055 |
| | 3 | 056, 057 |
| Scalar pop/parity [†] | 4 | 026 |
| leading zero | 3 | 027 |
| Vector integer add | 3 | 154-157 |
| Vector logical | 2 | 140-147, 175 |
| Vector shift | 4 | 150-153 |
| Vector pop/parity [†] | 6 | 174 <i>i,j</i> ₁ , 174 <i>i,j</i> ₂ |
| Floating-point add | 6 | 062, 063, 170-173 |
| Floating-point multiply | 7 | 064-067, 160-167 |
| Floating-point reciprocal | 14 | 070, 174 <i>i,j</i> ₀ |
| Memory (scalar) | 11 ^{††} | 100-130 |
| Memory (vector) | 7 ^{††} , ^{†††} | 176, 177 |

[†] Only with vector population


^{††} For Serial 1: scalar 10, vector 6

^{†††} For CRAY-1 M Series: 8, 9, or 10


BLOCK DIAGRAM OF REGISTERS




DATA FORMATS



Two's Complement Integer (24 bits)



Two's Complement Integer (64 bits)



Signed Magnitude Floating-point (64 bits)

EXCHANGE PACKAGE

| | 0 | 2 | 10 | 12 | 14 | 16 | 18 | 24 | 31 | 36 | 40 | 63 |
|------|---|---|----|----|----|----|----|----|----|----|----|----|
| n | E | S | R | B | | | | P | | | | A0 |
| n+1 | | | RA | | | | | BA | | | | A1 |
| n+2 | | | | R' | | | | LA | | M | | A2 |
| n+3 | | | | | XA | | | VL | | F | | A3 |
| n+4 | | | | | | | | | | | | A4 |
| n+5 | | | | | | | | | | | | A5 |
| n+6 | | | | | | | | | | | | A6 |
| n+7 | | | | | | | | | | | | A7 |
| n+8 | | | | | | | | SO | | | | |
| n+9 | | | | | | | | SI | | | | |
| n+10 | | | | | | | | S2 | | | | |
| n+11 | | | | | | | | S3 | | | | |
| n+12 | | | | | | | | S4 | | | | |
| n+13 | | | | | | | | S5 | | | | |
| n+14 | | | | | | | | S6 | | | | |
| n+15 | | | | | | | | S7 | | | | |

Registers

| | |
|-------|------------------------------------------|
| S | Syndrome bits |
| R'RAB | Read address for error (where B is bank) |
| P | Program Address, 24 bits |
| BA | Base Address, 18 bits |
| LA | Limit Address, 18 bits |
| XA | Exchange Address, 8 bits |
| VL | Vector Length, 7 bits |

E - Error type (bits 0,1 of n)

| | |
|----|----------------------|
| 10 | Uncorrectable memory |
| 01 | Correctable memory |

R - Read mode (bits 10,11 of n)

| | |
|----|--------|
| 00 | Scalar |
| 01 | I/O |
| 10 | Vector |
| 11 | Fetch |

Word Offset Bit M - Modes

| | | |
|-----|----|-----------------------------------------|
| n+1 | 39 | Interrupt monitor mode [†] |
| n+2 | 36 | Interrupt on correctable memory error |
| n+2 | 37 | Interrupt on floating-point error |
| n+2 | 38 | Interrupt on uncorrectable memory error |
| n+2 | 39 | Monitor mode |

Word Offset Bit F - Flags

| | | |
|-----|----|--------------------------------------------------|
| n+3 | 31 | Programmable Clock Interrupt (PCI) ^{††} |
| n+3 | 32 | MCU interrupt |
| n+3 | 33 | Floating-point error |
| n+3 | 34 | Operand range error |
| n+3 | 35 | Program range error |
| n+3 | 36 | Memory error |
| n+3 | 37 | I/O interrupt |
| n+3 | 38 | Error exit |
| n+3 | 39 | Normal exit |

[†] Supports Monitor Mode Interrupt option

^{††} Supports Programmable Clock option (optional on CRAY-1 Models A and B; standard on CRAY-1 S Series and CRAY-1 M Series computers)

FATAL ERRORS

C Name, symbol, constant or data item error
D Double defined symbol or duplicate parameter name
E Definition or conditional sequence illegally nested
F Too many entries
I Instruction placement error
L Location field error
N Relocatable field error
O Operand field error
P Programmer error
R Result field error
S Syntax error
T Type error
U Undefined symbol or operation
V Register expression or field width error
X Expression error

WARNING ERRORS

W Programmer warning error
W1 Location field symbol ignored
W2 Bad location symbol
W3 Expression element type error
W4 Possible symbolic machine instruction error
W5 Truncation error
W6 Location field symbol not defined
W7 Micro substitution error
W8 Address counter boundary error
Y1 External declaration error
Y2 Macro or opdef redefined

CONSTANT AND DATA NOTATION

Integer constant

$\{0'\}$ $\{D'\}$ $\{X'\}$ [integer] $\{S+n\}$ $\{S-n\}$

Character constant

$\{A\}$ $\{C\}$ $\{E\}$ ['character string'] $\{H\}$
 $\{L\}$ $\{R\}$ $\{Z\}$

Floating-point constant

$\{0'\}$ $\{D'\}$ $\{X'\}$ $\left[\begin{matrix} \text{integer.} \\ \text{integer.} \\ \text{.fraction} \end{matrix} \right]$ $\left[\begin{matrix} E+n \\ E-n \\ D+n \\ D-n \end{matrix} \right]$ $\{S+n\}$ $\{S-n\}$

Character data

$\{A\}$ $\{C\}$ $\{E\}$ ['character string'] [count] $\{H\}$
 $\{L\}$ $\{R\}$ $\{Z\}$

or

$\{0'\}$ $\{D'\}$ $\{X'\}$ [integer] $\left\{ \begin{matrix} E+n \\ E-n \\ D+n \\ D-n \end{matrix} \right\}$ $\{S+n\}$ $\{S-n\}$

Numeric data

Same as constant but may be preceded by $\{\pm\}$ $\{\#\}$